



Oct 18th



- 1) TLB Entry Replacement
- 2) Page replacement




REPLACEMENT POLICY

- 1) FIFO
- 2) ✓ LRU (LEAST RECENTLY USED)

Caches.

What happens after translation?

Hierarchy in the physical Address space




Structure of a cache


MEMORY ADDRESS: 32 bits.

Block size : 32 bytes

(8 integers in one block)

Direct mapped Cache:





Fully Associative Cache

